Application for United States Letters Patent

for

Crosstalk Equalization for Input-Output Driver Circuits

by

Bryan K. Casper

Prepared by:

Seth Z. Kalson Intel Corporation 2200 Mission College Blvd. Santa Clara, CA 95052-8119

"Express Mail" mailing label number: E 2342 SSSS
Date of Deposit:
I hereby certify that I am causing this paper or fee to be deposited with the United States
Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that the
paper or fee has been addressed to the Commissioner for Patents,
Washington, D. C. 20231
(Typed or printed name of person mailing paper or fee)
(Signature of person mairing paper or fee)
(Date signed)

Field

[0001] Embodiments of the present invention relate to circuits, and more particularly, to crosstalk equalization for driver circuits.

Background

[0002] Capacitive and inductive coupling between transmission lines may lead to electromagnetic signals propagating in one transmission line adversely affecting electromagnetic signals propagating in another transmission line. This is often referred to as crosstalk. Transmission lines are common in computer systems, where a chip (die) may communicate with another chip via transmission lines. For example, part of a computer system is shown in Fig. 1, where CPU (Central Processing Unit) 102 communicates with chipset 104 via front side bus 106. Chipset 104 comprises a memory controller to communicate with memory via memory bus 110, and has a port for communicating with graphics processor 112 via graphics bus 114. Chipset 104 also comprises a bridge for communicating to other peripherals, such as network interface controller 116, via system bus 118. The busses in Fig. 1 may considered transmission lines.

[0003] The crosstalk problem is illustrated in Fig. 2, where a pulse representing a logical "1" is transmitted by driver 202 on transmission line 204, and driver 206 indicates a logical "0" by not transmitting a signal on transmission line 208. (For simplicity, only one conductor for each transmission line is shown, but in practice there may be one or more planar conductors forming part of the transmission line structure.) The received pulses are depicted in Fig. 2, where pulse 210 depicts the received pulse on transmission line 204, pulse 212 depicts the received pulse on transmission line 208, and where t_1 , t_2 , and t_3 are three instances of time for which t_1 is the rise of pulse 210, t_2 is the midpoint of pulse 210, and t_3 is the fall of pulse 210. Pulse 212 results from crosstalk, and is approximately the derivative of pulse 210.

[0004] If pulses 210 and 212 are aligned as shown in Fig. 2, and sampling occurs at t_2 , then received pulse 212 on transmission line 208 is correctly interpreted as a logical "0". However, there may be timing jitter so that received pulse 212 may not be sampled at time t_2 , or there may be electrical length mismatch among transmissions lines 204 and

208 so that the received pulses are not aligned as indicated in Fig. 2. Consequently, pulse 212 may be sampled so that it is interpreted incorrectly as a logical "1".

[0005] A transmission line may take various physical forms, such as a stripline or a microstrip. A stripline may comprise a trace between two planar conductors, whereas a microstrip may comprise a trace adjacent to one planar conductor. Crosstalk may be less of a problem for a stripline than a microstrip. However, striplines are more costly than microstrips. Consequently, the problem of crosstalk may be a common problem in computer systems, especially as signaling rate increases.

Brief Description of the Drawings

[0006] Fig. 1 is a high-level diagram of a computer system.

[0007] Fig. 2 depicts crosstalk in transmission lines.

[0008] Fig. 3 is an embodiment for crosstalk equalization according to an embodiment of the present invention.

[0009] Fig. 4 is an embodiment of a fractionally-spaced, multi-level driver.

Description of Embodiments

[0010] Embodiments of the present invention mitigate the effects of crosstalk by equalizing the transmitted pulses in a data dependent fashion. This equalization involves a mapping between data symbols and signals transmitted on a set of transmission lines. This mapping may be performed in a number of ways, e.g., by a table look-up or a finite state machine.

[0011] An embodiment employing a table look-up procedure is depicted in Fig. 3. It is desired to transmit a set of n data symbols d_i , i=1,2,...,n over n transmission lines 306. The set of n data symbols d_i , i=1,2,...,n is presented to table 302 as an address. If these data symbols are bits, which is the usual case, then the address space is 2^n . For each address, table 302 provides n words to n drivers 304, one word to each driver. These n words may not all be distinct. A word provided to a driver comprises a set of parameters that are mapped by the driver to a signal. In Fig. 3, these n signals are denoted as x_i , i=1,2,...,n. Each of n receivers 308 makes a decision based upon a received signal on the transmission line to which it is connected so as to provide an estimate of a data symbol. The estimated data symbols are denoted by \hat{d}_i , i=1,2,...,n.

[0012] The combination of table 302 and drivers may be viewed as mapping a set of data symbols d_i , i = 1, 2, ..., n to a set of transmit signals. This mapping is chosen such that the receivers provide the correct estimates $\hat{d}_i = d_i$ for all i in the ideal noiseless case. This mapping depends upon the transmission characteristics of the transmission lines, taking into account any capacitive and inductive coupling between the transmission lines, and also depends upon the type of receiver 308 chosen.

[0013] To provide an example for choosing a mapping, notation is first introduced. Suppose the receivers have been designed such that a received signal having the Fourier transform $D_i(f)$ is decoded into the estimate $\hat{d}_i = d_i$. For example, $D_i(f)$ may be Gaussian shaped for a logical "1" and zero for a logical "0", and the receiver may be an integrating receiver so that a logical "1" is declared if the magnitude of the integrated output is greater than some threshold and a logical "0" is declared otherwise. For later convenience, let D(f) denote the n dimensional column vector with components $[D(f)]_i = D_i(f), i = 1, ..., n$.

[0014] Let l(i) denote the ith transmission line. Denote the Fourier transform of the signal as it is transmitted by a driver on transmission line l(i) as $X_i(f), i = 1, 2, ..., n$ and denote the Fourier transform of the signal as it is received by a receiver on transmission line l(i) as $Y_i(f), i = 1, 2, ..., n$. Let X(f) denote an n dimensional column vector with components $[X(f)]_i = X_i(f), i = 1, ..., n$ and let Y(f) denote an n dimensional column vector with components $[Y(f)]_i = Y_i(f), i = 1, ..., n$.

[0015] Suppose the input-output relationship of the transmission lines is linear and time-invariant so that it may be accurately modeled as Y(f) = H(f)X(f), where H(f) is a full rank n by n matrix. Then the mapping whereby the set of data symbols d_i , i = 1, 2, ..., n is mapped into the n dimensional column vector of transmit signals having Fourier transform vector X(f) given by $X(f) = H(f)^{-1}D(f)$ provides the proper data-dependent equalization such that the receivers obtain the correct estimates of the transmitted data symbols.

[0016] Whether or not the set of transmission lines has a linear, time-invariant transfer function matrix H(f), the mapping from data symbols to transmitted signals may be obtained by analysis or measurement. The above model merely serves to show a method for providing the mapping. If the transfer function matrix H(f) is an accurate model, it may be found experimentally by transmitting impulses and measuring the frequency spectrum of the received signals. For example, the component $[H(f)]_{i,j}$ of the transfer function matrix is the Fourier transform of the impulse response of transmission line l(i) when an impulse is transmitted on transmission line l(j). Consequently, a spectrum analyzer applied to each receiving end of the transmission lines when an impulse is transmitted on transmission line l(i) provides the jth column of H(f).

[0017] In practice, the space of possible transmitted signals is finite, so that even if the set of transmission lines has the linear, time-invariant transfer function matrix H(f), only an approximation to $H(f)^{-1}D(f)$ is actually synthesized. This synthesis may be realized by fractionally-spaced (in the time domain) drivers having multiple voltage levels. One such embodiment of a fractionally-spaced, multi-level driver is given in Fig. 4.

[0018] The driver of Fig. 4 comprises a plurality of differential pMOSFET pairs, where the gate voltages are derived from the word provided by table 302 to determine the particular signal transmitted by the driver. In Fig. 4, the gate voltages are denoted by $b_i(j)$ and its complex conjugate $\overline{b_i}(j)$, where the index i refers to the differential pair and the index j is a time index. For example, the differential pair comprising pMOSFETs 402A and 402B has, respectively, the gate voltages $b_1(j)$ and its complex conjugate $\overline{b_1}(j)$. In the embodiment of Fig. 4, there are m differential pairs, each differential pair i with a current source to provide bias current I_i . For example, the first differential pair comprising pMOSFETs 402A and 402B has current source 404 to provide a bias current I_1 .

[0019] Without loss of generality, the current sources may be chosen such that $I_i < I_{i+1}$. Loads 406A and 406B represent the loading due to transmission lines. That is, nodes 408A and 408B are connected to transmission lines for the case of differential

signaling. If single-ended signaling is employed, then only one node, say node **408**B, is connected to a transmission line. The range of index j determines the number of discrete values a particular signal assumes over its period, and may be considered the number of fractional time intervals in a period. For example, if j runs from 1 to k, then the signal provided at node **408**B, and perhaps node **408**A if differential signaling is employed, takes on k discrete values over its period. Letting T denote the period of the transmitted signal, for the fractional period of time [(j-1)(T/k), j(T/k)] where $1 \le j \le k$, the gate voltages are $b_i(j), i = 1, ..., m$, and also $\overline{b_i}(j), i = 1, ..., m$ if differential signaling is employed. The word provided by table **302** for the embodiment of Fig. 4 is of dimension mk. The space of possible signals synthesize by the driver of Fig. 4 is determined by the choice of bias currents, the number of differential pairs, the number of fractional intervals of the period, and the particular choice of the gate voltages. These parameters may be chosen to approximate the desired transmit signal, for example, a transmit signal with Fourier transform $H(f)^{-1}D(f)$.

[0020] Various modifications may be made to the disclosed embodiments without departing from the scope of the invention as claimed below. For example, for some embodiments, a finite state machine may be employed instead of a look-up table to provide the words provided to the drivers.